

**CLAIMS:**

What is claimed is:

*Claim 1*

1. A data processing system comprising:
  - an interconnect;
  - 3 a processor that processes memory access requests in program order;
  - 5 a memory system coupled to said processor which supports memory access requests in a weakly consistent order; and
  - 7 a controller that issues said memory access requests to said memory system and places a barrier operation on said interconnect in response to each memory access request issued.
- 1 2. The data processing system of Claim 1, wherein said controller includes means for creating said barrier operations.
- 1 3. The data processing system of Claim 1, wherein said controller includes means for speculatively issuing load requests to said memory system while a barrier operation is pending.
- 1 4. The data processing system of claim 3, wherein said controller includes means for allowing data returned by a speculatively issued load request to be utilized by said processor only when an acknowledgment is received from all barrier operations pending when said load was issued.

1 5. A processor comprising:

2 an instruction sequencing unit (ISU) that receives memory  
3 access instructions in program order;

4 a load store unit (LSU) including a controller that issues  
5 memory access requests associated with said memory access  
6 instructions to an interconnect and places a barrier operation on  
7 said interconnect in response to each memory access request  
8 issued.

5 1 6. The processor of Claim 5, wherein said controller includes  
6 2 means for creating said barrier operations.

7 1 7. The data processing system of Claim 5, wherein said  
7 2 controller includes means for speculatively issuing load requests  
7 3 to said interconnect while a barrier operation is pending.

8 1 8. The data processing system of claim 7, wherein said  
8 2 controller includes means for allowing data returned by a  
8 3 speculatively issued load request to be utilized by said processor  
8 4 only when an acknowledgment is received from all barrier  
8 5 operations pending when said load was issued.

1       9. A method of processing instructions in a data processing  
2       system, said method comprising the steps of:

3            receiving an instruction sequence at a processor in program  
4       order, said instruction sequence including a memory access  
5       instruction;

6            in response to receipt of said memory access instruction,  
7       creating a memory access request and a barrier operation;

8            placing said barrier operation on an interconnect after said  
9       memory access request is issued to a memory system; and

10           upon completion of said barrier operation, completing said  
11      memory access request in program order.

1       10. The method of Claim 9, wherein said memory access request is  
2       a load request and further including the step of speculatively  
3       issuing said load request while a barrier operation is pending.

1       11. The method of Claim 10, further including the step of  
2       forwarding data returned by said speculatively issued load request  
3       to a register or execution unit of said processor, when an  
4       acknowledgment is received for said barrier operation.